I. INTRODUCTION
T HE motivation to operate at high switching frequency is not just to reduce the size of passive components but also to provide very fast dynamic load response. Most RF communication systems use power amplifiers (PA) to convert low-power signals into larger power RF signals for driving the antenna of a specific transmitter. The majority of PA designs utilize switchedmode pulsewidth-modulating converters as the power source to operate RF amplifiers. Envelope-tracking PAs use dynamically changing supply voltage to achieve high efficiency for the PA over the full power range. To achieve successful envelope tracking, the power supply must be capable of switching at frequencies greater than 5-MHz, as most modern RF waveforms observe a bandwidth of 1-5-MHz [1] , [2] .
The envelope-tracking power supply considered in this paper has to operate with an input voltage range of 200-300 V at 10-MHz switching frequency. Several designs at 10-MHz switching are reported in the literature for different applications. A 10-MHz gallium nitride (GaN) based 16-to 34-V boost converter with above 90% efficiency is presented in [3] . A 94% efficient 10-MHz, 100-W buck-boost type dc-dc converter is studied in [4] . A 10-MHz, 10.8-16 V to 0.65-2 V, 2 A multiphase buck converter is implemented in [5] . A 10-MHz, 12-to 5-V, 5-W buck converter is investigated in [6] . All of these designs are at low operating voltage (few tens of volts).
Traditional hard-switching switched-mode power supply topologies are extremely lossy at such high frequencies. This has led to the development of resonant soft-switching converters. With the emergence of GaN-based power switches, power electronic converters tend to be even faster, smaller, and more efficient [7] . Resonant converters are often designed in two parts: an inverter converting the dc input voltage to an ac current and a rectifier converting the ac current to a dc output voltage. The two parts are designed individually, but the design of the inverter depends on the input impedance of the rectifier [8] , [9] .
The most common topologies for the inverter part are based on class E, which could either be a class E, a class EF2 (ϕ2), a resonant SEPIC, or a resonant boost converter. The choice of the topology is based on the complexity and losses associated with a high-side gate drive for operation in the high frequency (HF) range. A class E-derived inverter imposes significant voltage stress across the MOSFET. The voltage stress for the class E, the resonant SEPIC, and resonant boost is 3.6 times the input voltage with a duty cycle of 50%, and for the class EF2, this stress is reduced to approximately 2.3-3 times. The semiconductor switches in the class DE inverter are directly connected to the input and the voltage across them is limited to the input voltage. The class DE inverter [10] - [12] has two other great advantages over the other topologies. First, it only requires a single inductor. Second, due to the lower peak voltage across the MOSFET, the stored energy is approximately ten times lower, compared to aforementioned topologies. But the need for high-side gate driver increases the complexity.
Avoiding high di/dt and dv/dt can help to reduce electromagnetic interference (EMI) at the source. Soft-switching resonant topologies usually have lower EMI than hard-switching converters. The time-domain characteristics of trapezoidal and S-shaped switching transitions are reported in [13] . The S-shaped transitions seen in the switch node voltages (see Fig. 4 ) have lower HF harmonic content. The slew rate of the voltage transition is relatively low (compared to the high switching frequency used here) due to slow switching transition and large dead-time used on the high-voltage bridge GaNFETs. The dead time used here is 32% of the period which is significantly large compared to conventional design approaches. This large dead time also reduces the energy required in the resonant tank for discharging the output capacitance C oss of the GaNFETs. This paper presents a GaN-based and magnetic core-based 10-MHz isolated dc-dc converter using a Class-DE resonant soft-switching power stage [14] . Section II describes the converter operation, design, and simulation results. Section III discusses the choice of 10-MHz magnetics, and the design of inductor and transformer using FairRite 67 material. Section IV provides the experimental results, and Section V discusses the power loss distribution, followed by the conclusions in Section VI.
II. RESONANT CONVERTER ANALYSIS AND DESIGN

A. Converter Analysis
A class-DE-based-isolated dc-dc converter is depicted in Fig. 1 . The main input power stage consists of switches S 1 and S 2 . Compared to the conventional class-DE amplifiers, additional switches S 3 and S 4 are connected in parallel with the rectifier diodes D 3 and D 4 , to achieve synchronous rectification and also for active rectification to control the output voltage and power. The converter achieves zero-voltage switching (ZVS), zero-voltage derivative switching, and zero-current switching (ZCS) at the turn-ON instant. In this converter, the effective impedance of the secondary rectifier is used for designing the series resonant tank components C r and L r . A transformer with a turns ratio n is used for providing isolation as well as stepping down the input voltage. The power is transferred from input to output due to the resonance between the resonant tank elements C r and L r . Hence, the current flowing through the resonant tank is almost sinusoidal in shape. Based on the fundamental harmonic approximation (FHA), the ac equivalent circuit of the proposed Class-DE dc-dc converter is shown in Fig. 2 .
The design equations of the proposed isolated class-DE topology are given next. The ac equivalent load resistance (input resistance of the rectifier) is calculated as [10] 
where ω = 2πf sw , R L is the load resistance, n is the transformer turns ratio, f sw is the switching frequency, and C oss,sec is the output capacitance of the secondary GaNFETs S 3 and S 4 . The RMS switch-node voltage on inverter side with respect to negative rail is given by (assuming trapezoidal waveform) [12] 
Similarly, the RMS switch-node voltage on rectifier side with respect to negative rail, and referred to primary side is given by
where D pri and D sec are the duty cycles of primary and secondary GaNFETs, respectively. The series component Z 1 (in Fig. 2 ) of the resonant circuit performs multiple functions: it provides dc blocking, and also forms an impedance divider that controls the ac power delivered to the resistive load. Z 1 is calculated using the similar concept provided in [15] with an assumption that the ac power is delivered to the load only at the fundamental of the switching frequency.
The impedances Z 1 and Z 2 are given by
where L m is the primary magnetizing inductance of the transformer.
The resonant tank inductance L r for a given tank capacitance C r is calculated as [16] 
The quality factor Q of the resonant tank is given by
Based on the FHA, the fundamental components of the input and output voltages of the resonant tank (by approximating the trapezoidal switch-node waveforms to square wave signals) are given by
The voltage gain of the resonant tank is given as follows:
The resonant tank gain M in terms of all circuit variables is given by [17] 
where k is the inductance factor, f r is the resonant frequency, and
The steady-state waveforms of the proposed dc-dc converter are shown in Fig. 3 . The gate-drive waveforms of the four primary and secondary GaNFETs, the voltages across the GaNFETs S 2 and S 4 , and the secondary resonant tank current are clearly shown in Fig. 3 . The switching frequency of the converter is fixed at 10-MHz.
The output power of the converter is defined as [10] , [18] 
The output current is given by the following expression:
The phase shift Δφ is given by
where I pk is the peak value of primary resonant tank current, Φ P −S is the phase shift between primary GaNFET S 1 (or S 2 ) and secondary GaNFET S 3 (or S 4 ), Φ DTS is the phase corresponding to the dead time of the secondary side, Φ DTP is the phase corresponding to the dead time of the primary side, and φ 0 is the phase shift of the resonant current. The output power and voltage can be controlled by varying the phase-shift angle Φ P −S between the primary and secondary GaNFETs.
B. Power Stage Design
The power stage design of a 200-300 V input and 0-28 V output dc-dc converter switching at 10-MHz frequency is not that straightforward due to several design variables and HF of operation. Hence, an iterative approach is followed to design the proposed isolated step-down converter.
The first step in the design process is to select the transformer turns ratio n. As the turns ratio n increases, the circulating energy reduces but the ZVS of primary GaNFETs is lost. However, the converter achieves soft switching with a lower turns ratio at the expense of high circulating energy. A turns ratio of n = 2.5 is selected to ensure both ZVS of the primary GaNFETs as well as low circulating energy of the resonant tank. Due to the high input voltage and low output voltage requirements, on the primary and secondary sides, 650-V GaNFETs (GS66502B) from GaN systems and 40-V GaNFETs (EPC2014C) from EPC are chosen, respectively.
The duty cycles of primary and secondary GaNFETs are chosen as D pri = 18% and D sec = 40%, to ensure enough dead time for soft switching the primary and secondary GaNFETs. From (4)-(6), it is clear that the resonant tank inductance L r is a function of the primary magnetizing inductance L m . That means if one variable is fixed, the other can be calculated. After investigating suitable magnetics for operating at 10-MHz, an EIQ-13 core with Fair-rite 67 material with seven turns is selected for the transformer which has a magnetizing inductance of
μH. An EEQ-20 core (using Fair-rite 67 material) with five turns is chosen for the inductor, which has an inductance of L r = 2.7 μH. The details of magnetics will be discussed in Section III. The design of the converter at 10-MHz for 300 V input and 28 V output at 20 W is summarized in Table I .
An LTSpice simulation of the Class-DE converter is performed using the GaNFET models from the manufacturers. The simulation results showing key waveforms are provided in Fig. 4 . The turn-ON and turn-OFF drive voltages for the primary GaNFETs from GaN Systems and the secondary GaNFETs from EPC are 6 and −2 V, and 5 and −2 V, respectively.
The voltage gain of the resonant tank M is plotted in Fig. 5 with respect to the normalized frequency f n and the quality factor Q for a given k. Similarly, the voltage gain of the resonant tank M is plotted with respect to the normalized frequency f n and k, for a given quality factor Q, as shown in Fig. 6 . For the converter design specifications described above, k = 0.82, f r = 3 MHz, and f n = 3.33. Table I are used in the simulation. 
C. Design Choices
1) The converter is operating well above the resonance frequency with f n = 3.33. Choosing a large f n provides a large step down while giving enough lagging current to achieve ZVS of the primary GaNFET within the dead time selected. 2) The reactive power is considerably large compared to the active power sent to the load. Hence, volt-ampere (VA) rating of the transformer is lower compared to the VA processed by the tank. 3) Since the transformer size is small, its L m will also be small for an efficient transformer design. Values of k < 1 can have a sizable effect on the gain as seen in Fig. 6 . 4) In the design process, k is not a design parameter, and it is not dependent on L m for resonant operation. Achieving high values of k will lead to efficient transformer designs at this HF of operation. 5) The quality factor Q does not affect the gain or operating point of the system significantly at high f n as can be seen in Fig. 5 . A range of quality factor Q is possible for the design. However, to limit the voltage stress on the resonant capacitor C r to a reasonable value, a single capacitor can be used, and a Q close to 1 is chosen. The variations of output voltage and output power with respect to the phase shift Φ P −S are provided in Figs. 7(a), 8(a) and 7(b), 8(b), respectively, for various input voltages. The LTSpice simulated, calculated, and experimental V out and P out are compared in Fig. 7 (a) and (b) for V in = 254 V.
The maximum output voltage and output power for both V in = 300, 254, and 200 V occurs at a phase shift of 54°(15 ns) as shown in Figs. 7 and 8. For 300-V input voltage, the output voltage (from 28 to 0 V) and output power (from 20 to 0 W) can be controlled by changing the phase shift Φ P −S from 82°to 180°. Between this operating phase range, the inductor current will have enough energy for soft switching. Hence, operation above peak power phase shift (54°here for V in = 254 V) is used to control output power.
III. DESIGN AND FINITE-ELEMENT MODELING (FEM) SIMULATIONS OF MAGNETICS
A. Inductor and Transformer Designs
With the emergence of GaN and SiC devices, there has been a significant advancement in semiconductor device switching speed, but magnetics has become a primary limitation constraining miniaturization. By increasing the switching frequency of the converter, the absolute value of capacitance and inductance can be reduced but the actual size reduction at very HFs depends on the allowable loss power density. Appropriate core material and winding structure have to be selected for these HFs to reduce the loss and realize the achievable miniaturization. Emerging thin-film magnetic materials are a good choice for frequencies greater than 10-MHz. These materials are typically alloys with Fe, Co, and Ni. But these are not commercially available at economical costs [19] , [20] . Another limitation is the conductor technology. Usually, Litz wire is the choice for HF power applications; however, for frequencies higher than 1-MHz, the required strand diameter is around 40 μm which can be expensive and difficult to handle. For these operating frequencies considered here, foil winding structure can be simple and effective solution because they have higher packing factor, better thermal performance compared to Litz wire, and are more cost effective.
There are limited data available on the design of HF and very high frequency power magnetics. Power magnetics have high flux drive. For most of the materials, large signal loss data are not available at above a few megahertz. Among the commercially available materials, Ni-Zn ferrites and metal-powder materials, which are developed for RF applications, have very high resistivity and are suitable for the present application. The performance factor for these RF materials in range of 1-100-MHz is reported in [21] based on the method proposed in [22] . Performance factor is the product of amplitude of ac flux density (B ac ) and frequency (f) and is a measure of power handling capability per unit volume for a given core loss density and is a relevant performance metric when core loss is the major design constraint (usually true for transformers and resonant inductors), neglecting ac winding loss. Among the above reported materials, Ferroxcube 4F1 [23] and Fair-Rite 67 [24] material were available in planar structures and rest were available in rods and toroidal shapes meant for RF applications. The 67 material also has the highest performance factor at 10-MHz [20] .
For both Ferroxcube 4F1 and Fair-Rite 67 materials, core loss density at 10-MHz for temperatures 25 and 100°C (sinusoidal flux assumed) is plotted in Fig. 9 from the raw data provided by the manufacturers. The core loss density of 67 material is 390 mW/cm 3 at 10-MHz for B ac of 10 mT and is nearly a third of what it is for 4F1 material. Because of the relatively high thermal coefficient of the 4F1, it is not a good option for fabricating a resonant inductor with low air-gap designs. For the initial prototype, 67 material was chosen as the core option for the above reasons. However, a drawback of the 67 material is that when it is exposed to B ac of greater than 20 mT the material properties irreversibly change and have higher losses than the initial characteristics. Permeability of both the material at 25 and 100°C is given in Table II . The printed circuit board (PCB) windings for inductor and transformer prototypes are shown in Fig. 10 . The inductor and transformer designs are summarized in Tables III and IV, respectively. A four-layer PCB (thickness = 1.575 mm) with 1 oz copper thickness is used for the practical implementation of the power circuit. To maintain the ease of manufacturing and also high repeatability, multi-layered PCBs are used to realize the magnetic winding structures, six-layer PCB for the inductor, and eight-layer PCB for the transformer. For the inductor, the copper thickness in all layers is 35 μm, and the third and fourth layers are parallel connected. This is done to achieve even number of layers for PCB. Since no air gap was used in the core for inductor, the field intensity is symmetrical across the middle turn, so paralleling the middle turn ensures equal current sharing between the paralleled layers.
In the transformer, the five primary turns are placed in the first five layers, the sixth layer in the PCB is kept empty, and the two secondary turns are placed in seventh and eighth layers, respectively. Providing an empty sixth layer not only increases the isolation between the primary and secondary windings, but it also minimizes the interwinding capacitance. In Tables III and IV, the measured ac resistance values are used to calculate the ac winding loss.
Based on the one-dimensional field approximation [25] , analytical calculations are performed to estimate the ac resistance in the planar PCB windings. This analysis helped to choose an initial optimal thickness for the PCB windings. However, a more detailed FEM analysis is required for operation at 10-MHz to improve the design due to the importance of parasitic effects from aspects such as PCB traces and vias.
B. FEM Simulations
Maxwell three-dimensional (3-D) simulations have been performed to estimate the ac resistance and leakage inductance of magnetics at 10-MHz. The FEM simulation results of the transformer current density and flux density at 10-MHz are shown in Fig. 11(a) and (b) . The skin depth of copper at 10-MHz is 20.6 μm. A fine mesh based on inside length selection is used to simulate the eddy current effects in the winding. In the primary and secondary windings, the layer-to-layer connections are made through the vias with an outer diameter of 0.45 mm and the diameter of the via hole is 0.2 mm. In the transformer 3-D simulation model, the vias are placed between two layers (layer to layer).
Design of the magnetics has been a major part of the converter design. The core material selection and PCB windings structure are part of the design challenges that enabled the operation of the converter at high switching frequency of 10-MHz. The parameters of the transformer are measured using the Agilent 4294A Impedance Analyzer. The measurement results are shown in Figs. 12-15 .
From Fig. 13 , the resonance frequency of the transformer is 48.5-MHz, and the primary magnetizing inductance of the transformer at 10-MHz is 2.18 μH as shown in Fig. 14 , which results in a primary transformer self-capacitance of 4.95 pF. The measured interwinding capacitance of the transformer as shown in Fig. 15 is 8 .99 pF at 10-MHz. It is obtained by shorting the primary and secondary windings, and measuring the capacitance across the shorted primary and secondary windings. A comparison of the simulated and measured parameters of the transformer is provided in Table V . The simulated and measured transformer parameters show a close match, with the largest error in the ac resistance.
The FEA simulation results of the inductor current density and flux density at 10-MHz are shown in Fig. 16(a), (b) , and (c), respectively. As shown in Fig. 16(b) , the current is pushed toward the edges of the winding. In the inductor 3-D simulation model, the vias pass through all layers (top layer to bottom layer). The measured parameters and impedance of the inductor using the Impedance Analyzer are shown in Figs. 17 and 18 . The inductance and resistance parameters shown in Fig. 17 are given by the Impedance Analyzer for an equivalent circuit of series-connected inductor and resistor. A series resistance of 231.9 mΩ is measured at 10-MHz. Analytically estimated series resistance of the inductor at 10-MHz is only 117 mΩ and FEM simulations estimate 131 mΩ. This larger error in the measured value is expected due to the parasitic capacitance of the winding. From the impedance plot in Fig. 18 , it can be seen that the resonant frequency is 32.7-MHz. Since the resonant frequency is close to the measurement frequency of 10-MHz, the effect of parasitic capacitance cannot be neglected. The winding capacitance is estimated to be 9 pF from the resonant frequency. This capacitance creates a significant change in the magnitude and phase of the current measured by the Impedance Analyzer which leads to large error in the measured ac resistance. The measured ac resistance is corrected and estimated to be around 190 mΩ after compensating for the winding capacitance.
A comparison of the simulated and measured inductance, dc and ac resistances of the inductor, is provided in Table VI . Again, a close match is achieved with the largest error in the ac resistance. The error in ac resistance for both transformer and inductance might be due to the tolerances in PCB layer and via copper thickness. The copper plating thickness of via is usually not a parameter that can be specified. PCB manufacturers usually guarantee a minimum plating thickness and for the current PCBs 18 μm was guaranteed by the manufacturer. 
IV. EXPERIMENTAL RESULTS
An experimental prototype of the Class-DE-based converter is shown in Fig. 19 . The resonant converter is operated along a narrow optimized trajectory to guarantee ZVS and ZCS. The inductance and noise coupling in gate-drive loop are very critical for operation of converter at 10-MHz and at high input voltages. For the practical implementation, primary 650 V, 220-mΩ GS66502B GaNFETs with low output capacitance (17 pF) and High-frequency resonant capacitors from ATC are used for C r , C 1 and C 2 . A 1000 V, 1-nF capacitor (100C102JW) is used for C r [26] . A 100 V, 684-nF capacitor (900C684MP) is used for C 1 and C 2 [27] . A digital isolator ADuM210N with common-mode transient immunity (CMTI) ≥ 100 V/μs is used for isolation. Due to non-availability of commercially available half-bridge gate drivers for 300 V input and 10-MHz operation, and to quickly evaluate the power stage design, a batterypowered-isolated low-side gate driver LM5114 [28] is used for driving each GaNFET. All gate drivers for switches S 1 -S 4 have been designed with a negative-bias supply to prevent false turn ON. A negative bias of -2 V is used for both primary-side/GaN system devices and secondary-side/EPC devices. Negative bias voltage in switch S 2 can be seen from 
V. POWER LOSS BREAKDOWN
A. Loss Breakdown
The total loss breakdown for the proposed dc-dc converter for V in = 300 V, at rated power, is shown in Fig. 23 . The measured efficiency of the prototype converter is provided in Fig. 24 . The inductor and transformer losses include both winding loss and core loss. The driving loss is the total gate-drive loss for both primary and secondary GaNFETs. The GaNFET device losses include the total forward and reverse conduction losses, and switching loss due to all primary and secondary GaNFETs. This device loss is very low when all the GaNFETs are soft switching. In other words, when the dead time is optimum (for both primary and secondary), the total device loss will be very low. The loss due to the power consumption in the auxiliary power supply is estimated to be 1 W, the loss due to the ESR of the capacitors, and PCB traces are considered as additional conduction losses. The total power loss is 3.46 W. The calculated efficiency of the converter at an output power of 20.2 W is 85.38%. Optimizing the magnetics and auxiliary power supply (for powering the gate drivers), designs could further increase the efficiency of the converter. Integrating the transformer and inductor into a single magnetic structure will reduce the overall size of the magnetics. Winding resistance can be reduced by paralleling multiple layers in planar PCB windings. The power stage and magnetics designs could be further investigated and optimized by changing the inductance constant-k described in Section II; however, it is out of scope of this paper.
B. Control of the HF DC-DC Converter
Envelop-tracking capability helps to reduce heat and power consumption of the PA. Precise control is not a requirement for this application [29] , [30] . The power amplifier (PA) is linear (Class A or Class AB for instance) and has very high bandwidth. The envelope-tracking converter can be slower and less accurate because the only requirement is to supply the PA with a voltage higher than the envelope to avoid the saturation of the output stage of the PA. But the bandwidth required (close to 1-MHz) is still very high for a switching converter. To achieve this high bandwidth, a feedforward control can be implemented. The PA load can be effectively represented by a resistor. For a given PA, the phase-shifts Φ P −S can be pre-calculated and stored in a lookup table over the output voltage range. The recommended control block diagram is illustrated in Fig. 25 . This suggested control has not been validated as a part of this paper.
VI. CONCLUSION
In this paper, a HF, high-step down-isolated dc-dc converter equipped with the GaN devices is analyzed and designed. The proposed resonant design shapes waveforms to optimize magnetics and achieve high efficiency with high power density. A low EMI is expected due to S-shaped transition of the switchnode voltage, and due to the smooth and sinusoidal HF resonant tank current waveform. Moreover, the following solutions help in minimizing the radiated EMI in HF dc-dc converters: by minimizing the power supply path for HFs, by designing the PCB to minimize the loop areas, by selecting the correct HF capacitors, and by adding an electromagnetic shielding.
The inductor and transformer are designed using commercially available magnetic materials to minimize the physical size and core and copper losses when operating at a switching frequency of 10-MHz. The core material Fair-Rite 67 was chosen from many of the commercially available magnetic materials because of its better performance factors and its availability in low-profile planar structures. Maxwell 3-D simulations were performed to estimate the parameters of the inductor and transformer to aid the design process. A phase-shift angle between the primary and secondary GaNFETs was used to regulate the output voltage and power of the dc-dc converter. Phase-shift angle ranging between peak power angle and 180°is used to ensure that there is enough reactive energy to soft switch at low loads. A 20 W, 300 V input to 28 V output laboratory prototype operating at 10-MHz converter achieved an efficiency of 85.2%.
